Cadence IC Design Virtuoso Benefits

Cadence Virtuoso is used at CSUS for similar tasks in more advanced classes and graduate student projects in integrated circuit design. An electrically aware design can enable us to save several iterations on the design of each block sensitive to parasitic effects. Design time savings can range from half a day to several days per block, depending on block complexity.